

0321.67421

IFW  
PATENT APPLICATION

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In the U.S. Patent Application of: )

Applicant(s): Andrew B. Kahng )

Serial No.: 10/787,070 )

Conf. No.: 2850 )

Filed: February 25, 2004 )

For: METHOD FOR CORRECTING A  
MASK DESIGN LAYOUT )

Art Unit: 2825 )

Examiner: Unassigned )

I hereby certify that this paper is being deposited with the United States Postal Service as FIRST-CLASS mail in an envelope addressed to: Mail Stop Amendment, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on this date.

August 16, 2004

Date

B. Joe Kim  
Attorney for Applicant(s)

Registration No. 41,895

INFORMATION DISCLOSURE STATEMENT

Mail Stop Amendment  
Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Dear Sir:

This IDS is submitted under 37 C.F.R. § 1.97(b) within either of the following time periods, whichever occurs last:

- (a) within three months of either the filing date of the national application or the date of entry into the national stage; or
- (b) before the mailing date of first office action on the merits (i.e., not including actions such as restriction requirements).

Applicant(s) submit herewith Form PTO-1449 (Information Disclosure Citation) together with copies of patents, publications or other information of which applicant(s) are aware, which applicant(s) believe may be material to the examination of this application and for which there may be a duty to disclose in accordance with 37 C.F.R. § 1.56. Applicant(s) respectfully submit that the citation of any reference on Form PTO-1449 does not constitute an admission that the reference qualifies as prior art.

It is requested that the information disclosed on the enclosed Form PTO-1449 be made of record in this application.

The Commissioner is hereby authorized to charge any additional fees which may be required to this application under 37 C.F.R. §§ 1.16-1.17, or to credit any overpayment, to Deposit Account No. 07-2069. A duplicate copy of this sheet is enclosed.

Respectfully submitted,


GREER, BURNS & CRAIN, LTD.

300 South Wacker Drive – Suite 2500  
Chicago, Illinois 60606  
Telephone: (312) 360-0080  
Facsimile: (312) 360-9315  
Customer Number 24978

By: B. Joe Kim

B. Joe Kim

Registration No. 41,895

Form PTOL-1449 U.S. Department of Commerce  
(Rev. 03/98) Patent and Trademark Office

Attorney Docket No.: 0321.67421

Serial No.: 10/787,070

Applicant: Andrew B. Kahng et al.

INFORMATION DISCLOSURE CITATION  
(Use several sheets if necessary)

Filing Date: February 25, 2004

Group: 2825

## U.S. PATENT DOCUMENTS

Examiner Initial*	Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate

## FOREIGN PATENT DOCUMENTS

	Document Number	Date	Country	Class	Subclass	Translation	
						Yes	No


## OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

	International Technology Roadmap for Semiconductors, December 2001 <a href="http://public.itrs.net/">http://public.itrs.net/</a>
	Y. Cao., P. Gupta, A.B. Kahng, D. Sylvester and J. Yang, "Design Sensitivities to Variability: Extrapolations and Assessments in Nanometer VLSI", <i>IEEE International ASIC/SOC Conference</i> , 2002, pp. 411-415.
	"The Outlook for Semiconductor Processes and Manufacturing Technologies in the 0.1- $\mu$ m Age", <a href="http://www.cyberfab.net/events/013mmts/links013.html">http://www.cyberfab.net/events/013mmts/links013.html</a> .
	M.L. Rieger, J.P. Mayhew and S. Panchapakesan, "Layout Design Methodologies for Sub-Wavelength Manufacturing", <i>Proceedings of Design Automation Conference</i> , 2001, pp. 85-92.
	Chiang Yang, "Challenges of Mask Cost and Cycle Time", <i>SEMATECH: Mask Supply Workshop, Intel</i> , 2001.
	W. Carpenter, "International SEMATECH" A Focus on the Photomask Industry", <a href="http://www.kla-tencor.com/company_info/magazine/autumn00/Inter_SEMATECH_photomaskindustry_AutumnMag00-3.pdf">http://www.kla-tencor.com/company_info/magazine/autumn00/Inter_SEMATECH_photomaskindustry_AutumnMag00-3.pdf</a>
	B. Bruggeman et al., "Microlithography Cost Analysis", <i>Interface Symposium</i> , 1999.
	S. Murphy, Dupont Photomask, <i>SEMATECH: Mask Supply Workshop</i> , 2001.
	A. Agarwal, D. Blaauw and V. Zolotov, "Statistical Timing Analysis Using Bounds and Selective Enumeration", <i>ACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of digital Systems</i> , 2002, pp. 1243-1260.
	Robert R. Kinnison, <i>Applied Extreme Value Statistics</i> , Battelle Press, 1985.
	W. Chuang, S.S. Sapatnekar and I.N. Hajj, "Delay and Area Optimization for Discrete Gate Sizes under Double-Sided Timing Constraints", <i>Proc. IEEE Custom Integrated Circuits Conference</i> , 1993, pp. 9.4.1-9.4.4.

Examiner

Date Considered

\*Examiner: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Form PTO 449 U.S. Department of Commerce  
(Rev. 8-88) Patent and Trademark Office

Attorney Docket No.: 0321.67421

Serial No.: 10/787,070

Applicant: Andrew B. Kahng et al.

INFORMATION DISCLOSURE CITATION  
(Use several sheets if necessary)

Filing Date: February 25, 2004

Group: 2825

## U.S. PATENT DOCUMENTS

Examiner Initial*	Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate

## FOREIGN PATENT DOCUMENTS

	Document Number	Date	Country	Class	Subclass	Translation	
						Yes	No

## OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

	R. Nair, C.L. Berman, P.S. Hauge and E.J. Yoffa, "Generation of Performance Constraints for Layout" <i>IEEE Transactions on Computer Aided Design</i> , 8(8), 1989, pp. 860-874.
	A.E. Dunlop, J.P. Fishburn, D.D. Hill and D.D. Shugard, "Experiments using Automatic Physical Design Techniques for Optimizing Circuit Performance", <i>Proc. IEEE International Symposium on Circuits and Systems</i> , (2), 1990, pp. 847-851.
	M. Sarrafzadeh, D.A. Knol and G.E. Tellez, "A Delay Budgeting Algorithm Ensuring Maximum Flexibility in Placement", <i>IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems</i> , 16(11), 1997, pp. 1332-1341.
	Synopsis Design Compiler, <a href="http://www.synopsys.com/products/logic.html">http://www.synopsys.com/products/logic.html</a>

Examiner

Date Considered

\*Examiner: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.